WAVECREST Corporation

Fibre Channel Jitter Compliance Measurements of Storage Area Networks Using *WAVECREST's* DTS-2077™, AG-100™ and *VISI™6* Software

Application Note No. 133

WAVECREST Corporation continually engages in research related to product improvement. New material, production methods, and design refinements are introduced into existing products without notice as a routine expression of that philosophy. For this reason, any current *WAVECREST* product may differ in some respect from its published description but will always equal or exceed the original design specifications unless otherwise stated.

Fibre Channel Jitter Compliance Measurements of Storage Area Networks Using *WAVECREST's* DTS-2077™, AG-100™ and VISI™6 Software

Application Note 133

INTRODUCTION

This application note will describe how to perform Fibre Channel jitter compliance measurements on Storage Area Network (SAN) systems and components using *WAVECREST's* DTS-2077™, Communication Signal Analyzer, AG-100™ Arm Generator and *Virtual Instrument Signal Integrity™6* (*VISI6*) software. This note will also describe a variety of setups used to perform jitter compliance measurements using data only from the device under test (DUT). The measurement techniques in this application note can be easily transferred to other protocols such as Gibabit Ethernet, SONET and Infiniband™ where systems or components may be tested with a repeating pattern such as CRPAT, CJTPAT or PRBS. Four different examples of jitter compliance testing are included to illustrate the flexibility of *WAVECREST's* signal integrity measurement instrumentation. A brief review of the data acquisition method for calculating jitter using the AG-100 and DTS-2077 is also included. Two comprehensive documents describing jitter measurement methods including a summary of jitter values at the various compliance points are: **Fibre Channel – Methodologies for Jitter Specification (MJS)** and **Fibre Channel – Physical Interfaces (FC-PI)**. These documents can be downloaded off the Internet at www.t11.org.

INSTRUMENTATION

Testing SAN systems for jitter compliance can be difficult because traditional techniques and instruments, such as an oscilloscope, do not provide jitter values at a specified bit error rate (BER) or separate out the various jitter components. Furthermore, oscilloscopes require a bit clock or trigger and, typically, these signals are not available on these systems. With *WAVECREST's* AG-100, DTS-2077 and *VISI6* - dataCOM software, users can perform jitter compliance measurements on only the data without a bit clock or trigger. The AG-100 produces a pattern marker from a repeating pattern which is then used as an arming signal for the DTS-2077. In essence, the pattern marker provides a reference point for time interval measurements. The AG-100 matches up to a unique, 40-bit portion of the data. For example, the unique 40-bit portion of a pattern, such as CRPAT, would be the start of frame (SOF). An arm signal will be generated after the SOF and a time interval measurement will be made from the next data edge, after the arm signal, to an edge *n* unit intervals away. Algorithms de-convolve the data to provide quantitative information on random, deterministic and periodic jitter and this is described in detail at the end of this application note. The AG-100 can also be used in the Edge Count mode where the user inputs the number of positive edges of the pattern and a pattern marker is output every time the pattern repeats.

STORAGE AREA NETWORK APPLICATIONS

The tremendous increase of data traffic has fueled the need for higher speed networking components and systems. As a result, ensuring signal integrity of network systems and components by testing against industry standards has never been more important.

Fibre Channel (FC) is a protocol used to transfer data between components that make up storage area networks such as RAID (Redundant Array of Inexpensive Disks) systems, JBODs (Just a Bunch of Disks), workstations and servers. Figure 1 shows a typical SAN. Test example numbers indicate the locations where jitter measurement test setups, using the FC Test Set, were performed. These test examples and setups are detailed below.

Figure 1 - Typical Storage Area Network

Test Example 1 - Testing a Fibre Channel Host Bus Adapter (HBA)

Figure 2 shows the instrument setup used to perform these measurements. A typical location for an HBA would be in a server for interfacing a PCI bus to an external Fibre Channel storage system. The setup is composed of an FC Host Bus Adapter, computer for controlling the HBA, AG-100™ Arm Generator, DTS-2077™ and system controller with *VISI™6* - dataCOM software.

The HBA is capable of generating compliant test patterns such as CRPAT, CJTPAT and SPAT as well as noncompliant IDLE patterns. The compliant patterns contain low frequency patterns, long and short runs of 0's and 1's and composite patterns as described in the MJS document. These patterns are used because they stress the clock data recovery unit in different ways. For example, the high and low transition density patterns are used to generate data dependent jitter.

The AG-100 Arm Generator is used to provide a pattern marker or an arm signal, as described above, for the DTS-2077. The pattern mark will be produced approximately 140 nanoseconds after the SOF or pattern match. The pattern mark is automatically placed in a low transition density region of the payload, typically, in at least a series of two 0's or 1's. The system controller is used to control the DTS-2077 using the *VISI6* - dataCOM software.


Figure 2

Using CRPAT as the serial data stream, the HBA was tested at 1.0625 Gb/s (1×) and 2.125 Gb/s (2×) data rates.

Figure 3 shows the FFT of the autocorrelation function, or commonly referred to as the power spectral density. The data was acquired at the γ_T compliance point. The data shows that the system had a Total Jitter of 212.3 ps at 10^{-12} BER. De-convolving TJ, the individual components were 8.2 ps of Random Jitter (RJ rms) and 99.8 ps of Duty Cycle Distortion/Intersymbol Interference (DCD/ISI) and 12.5 ps of Periodic Jitter (PJ) with a peak at 13.7 MHz as determined from the FFT. The jitter output for the γ_T compliant point at 1× data rates from the FC-PI document is 254 ps for TJ and 122 ps for DJ. The HBA was compliant for TJ, DJ and RJ.


Figure 3

Test Example 2 - Testing a Fibre Channel Disk Array

Figure 4 shows the setup used to measure jitter on a disk array. In this setup, a pattern generator is used to generate a compliant test pattern, such as CRPAT. The data pattern can be routed either through the RAID controller board to the mid-plane and out to the measurement equipment or the data pattern can be sent between two locations of a disk drive.


Figure 4

Results obtained from various locations between disk drives in the JBOD at 1× data rates are:

Jitter Output values from FC-PI

	1.0625 Gb/s			
Test points	**DJ**	**TJ**		
β_T	104 ps	216 ps		
Test Results				
Disk 0 to Disk 1				
DCD+DDJ	**PJ**	**DJ**	**RJ**	**TJ**
44.4 ps	10 ps	54.4 ps	12.1 ps	209 ps
Disk 0 to Disk 14				
DCD+DDJ	**PJ**	**DJ**	**RJ**	**TJ**
66.8 ps	5.3 ps	72.1 ps	5.9 ps	147 ps
Disk 0 to JBOD				
DCD+DDJ	**PJ**	**DJ**	**RJ**	**TJ**
46.3 ps	7.9 ps	54.2 ps	10.2 ps	183 ps

Table 1

The measured values in Table 1 are all below the jitter output specification values as specified in FC-PI at the 1× data rates. The trace length between Disk 0 and 1 was much less compared to Disk 0 to 14 and, as a result, the later DCD+DDJ value was 50% higher but still below the allowable limits. The AG-100™ and DTS-2077™ were also useful in characterizing earlier designs. Early board designs were characterized and had contained spectral components from crosstalk and EMI. The source(s) were easily identified and eliminated.

Test Example 3 - Testing a Single Mode Gigabit Interface Converter (GBIC)

Figure 5 shows the setup for testing jitter on a GBIC. A GBIC may be located in an HBA, JBOD or RAID system, as shown in Figure 2. The GBIC was tested two different ways and these are labeled Method 1 and Method 2.

Method 1 tested the transmit signal path from the electrical to optical conversion in the GBIC through an optical splitter and then the signal was converted back electrically using the *WAVECREST* OE-2 and connected to the AG-100. The measurement is done at the optical γ_T point. The purpose of this test was to illustrate the capability of measuring jitter in an optical loop or live network. The results using CRPAT at FC 2X data rate is shown in Figure 6. Figure 6(a) shows the histogram of the DCD&DDJ component for each edge in the pattern. The DCD&DDJ portion of the total jitter was 72.5 ps of the Total Jitter. Figure 6(b) shows the error probability density function or bathtub curve. At 10^{-12} BER the total jitter was 102 ps well below the FC specification.

Method 2 measured the jitter after the GBIC receiver using a standard vendor evaluation board. The differential signal from the pattern generator was sent to the GBIC and the optical fiber was looped back from the transmit to the receive side of the GBIC. The differential electrical signal from the GBIC was connected to the AG-100. The purpose of these tests was to characterize the jitter originating from the GBIC E/O and O/E. Other possible setups could include testing the GBIC at the receive and transmit γ and β compliant test points. The TJ at the 1× data rate was 135 ps composed of 91 ps of DJ and 3.56 ps 1σ of RJ. The plot of the power spectral density showed a spectral peak at 100 MHz contributing 4.4 ps of jitter.

Figure 5

DCD+DDJ Histogram

DCD+ISI: 72.502ps
PJ [Per+]: 4.077ps
DJ [Per+]: 76.579ps
RJ [Per+]: 2.123ps
TJ [Per+]: 102.097ps
Bit Rate: 2.125Gbit/s

Rising
Falling

Left:
-0.08UI
Delta:
0.161UI
Right:
0.081UI

6(a)

dataCOM Bathtub Curve [Error Probability Density Function]

DCD+ISI: 72.502ps
PJ [Per+]: 4.077ps
DJ [Per+]: 76.579ps
RJ [Per+]: 2.123ps
TJ [Per+]: 102.097ps
Bit Rate: 2.125Gbit/s

Per+

6(b)

Figure 6

Test Example 4 - Testing at the board level using differential probes

In all of the examples described above, SMA connections were used to connect boards to the AG-100™. Another method of measuring jitter at the board level without using SMA connectors would be to use a high bandwidth differential probe.[1] Measurements using a differential probe have been made on various disk drive locations on a JBOD and on individual disk drive controller boards. The advantage of using a differential probe in these applications is because SMA connectors are not available. The DTS-2077™ and AG-100 equipped with a high bandwidth differential probe is an excellent solution because a bit clock or trigger is not required to perform jitter measurements. The user has maximum flexibility in probing different locations throughout a system such as a backplane.

Jitter measurement methodology using only data patterns

Below is an overview for the methodology using the *VISI™6* - dataCOM tool for jitter compliance measurements using known pattern with marker. This overview will describe how the Random and Deterministic jitter components are measured.[2] This method requires a pattern marker that will indicate the repeat interval of the data signal to the *VISI6* software. A pattern marker can be created from the repeating data pattern by using the AG-100 Arm Generator or other source such as a trigger from a pattern generator. This data acquisition method provides a robust means of measuring jitter components including Duty Cycle Distortion (DCD) + Data Dependant Jitter (DDJ), Periodic Jitter (PJ), Random Jitter (RJ) and estimating Total Jitter (TJ) at a user specified Bit Error Rate (BER). In addition, the magnitude of the periodic components can viewed as a function of frequency. The magnitude of RJ can also be viewed as a function of frequency.

The first step that is performed in this method is accurately measuring the unit interval (UI). This is done by making a series of pattern length measurements, calculating the mean and dividing by the pattern length. Next, a pattern match of the data must be done to identify the phase relationship of the pattern marker and the measured data stream relative to the expected bit sequence. This eliminates the need to have the pattern marker at the beginning of the expected pattern. The expected pattern is compared against the measured pattern and rotated, if necessary, until the expected pattern matches the measured pattern. Next, DCD/DDJ is measured from the difference between the expected edge location and the mean of the actual edge location.


Figure 7

Each Δt is compared to the ideal transition location and the difference, in direction and magnitude, is placed in an array and this is illustrated in Figure 7. The DCD+DDJ measurement is calculated based on the peak-to-peak spread of this array.

Periodic and random jitter components are determined by taking the variance of timing measurements from the histogram at each unit interval. The variance is the square of the standard deviation. If any "holes" in the variance record exists, they will be interpolated by either a cubic or linear fit. An FFT of the autocorrelation function is used to determine the periodic components. The Fourier transform of the autocorrelation function is commonly referred to as the power spectral density or power spectrum. The RJ component is determined by subtracting the spectral components, summing the background then taking the square root to provide a 1-sigma value. Alternatively RJ can be calculated by fitting Gaussian tails to both sides of each transition histogram. This technique is called TailFit™. Each TailFit RJ component is then placed into the FFT plot. From this plot, the Blackman-Tukey algorithm is used to estimate RJ across a specified frequency band.

Tailfit should be used to determine RJ when significant amounts of PJ exist since the variance based FFT will overstate the amplitude of the background RJ. Pattern Marker mode is the preferred methodology when significant amounts of Deterministic Jitter are present. It is faster and more accurate than the other methods when a pattern marker is available.

Summary
This application note reviewed a variety of signal integrity measurements performed on typical FC systems and components. The applications tested were an FC HBA, JBOD, GBIC as well as performing measurements at the board level using a differential probe. All measurements were performed with the AG-100™ Arm Generator, DTS-2077™ and *VISI™6* - dataCOM software. The measurement equipment and techniques can be easily expanded to other systems and components for Gigabit Ethernet, Infiniband™ and SONET.

References
[1]Tektronix P6330 3GHz differential probe.

[2]Jan Wilstrup, "A Method of Serial Data Jitter Analysis Using One-Shot Time Interval Measurements, *WAVECREST* website.

WAVECREST Corporation

200133-00   REV A